Peter A BeerelPeter A. Beerel is CEO of TimeLess Design Automation - his own company commercializing asynchronous VLSI tools and libraries - and an Associate Professor in the Electrical Engineering Department at the University of Southern California (USC). Dr Beerl has 15 years experience of research and teaching in asynchronous VLSI and has received numerous awards including the VSoE Outstanding Teaching Award in 1997 and the 2008 IEEE Region 6 Outstanding Engineer Award for significantly advancing the application of asynchronous circuits to modern VLSI chips. Read More Read Less